The dual-loop control strategy in hybrid reference frame (HRF) for single-phase voltage source inverters (VSIs) in islanded operation mode is studied, which applies a capacitor voltage shaping loop in the synchronous reference frame (SRF) and a capacitor current shaping loop in the stationary reference frame (HRF-based v+i c control strategy). This strategy is able to achieve the purpose of active damping, fast dynamic response and zero reference tracking error. However, due to the inherent characteristics of SRF-based voltage loop and the digital control delay, the performance of the system is degraded and the control parameter design of HRF-based v+i c control strategy shows great difficulties. To overcome these shortcomings, in this paper, a systematic parameter design guideline for HRF-based v+i c control strategy is proposed to ensure the system stability and optimize the performance of the system under control delay condition. The mathematic model of the HRF-based v+i c control strategy is established with the consideration of control delay in this paper. Based on this model, a satisfactory region of the system stability indexes can be obtained by stability specifications of the system and the optimal control parameters can be calculated according to the stability indexes selected from the satisfactory region. By using this method, the system stability and robustness can be guaranteed. Finally, the experimental results are presented to validate the effectiveness of the presented optimal control parameter design methodologies.
istributed generation (DG) systems, such as photovoltaic and wind power systems, are attracting increasing interest due to the high requirement of reliability and low loss of transmission and distribution networks in recent years. With the rapid development of the application of DGs, the power electronic inverters are being widely utilized to overcome the difficulties such as controlling the voltage amplitude and Optimal Performance Design Guideline of Hybrid Reference Frame-based Dual Loop Control Strategy for Stand-Alone Single-Phase Inverters Yang Han, Senior Member, IEEE, Ai-Ting Jiang, Ernane A. A. Coelho, and Josep M. Guerrero, Fellow, IEEE D frequency with a fast dynamic response and zero steady-state errors [1] [2] [3] [4] . For the single-phase inverters, the full-bridge pulse width modulation (PWM) inverter, whose major requirement of its control system is to control the voltage to achieve the steady state with zero steady-state error and a fast dynamic response, is widely used either in grid-connected or islanded mode voltage regulators in the distributed power systems [5] .
To regulate the system voltage of the single-phase inverters in islanded mode, various control strategies have been proposed in recent literatures [6] - [31] . In [6] [7] [8] [9] , the deadbeat control is suggested to control the load voltage parameters such as the amplitude and frequency. For its simplicity in implementation and wide control bandwidth, deadbeat control is widely used in the PWM inverters. However, the parametric sensitivity, which exists in the system due to the high-order plant controlled by the deadbeat controller, can reduce the system stability margin. In [10] [11] [12] [13] [14] [15] [16] , the repetitive control is presented, which shows an excellent control performance for periodic signals. This feature makes it very effective for suppressing the harmonics and emulating various scenarios of power grids. However, the low-accuracy tracking performance, slow transient response and poor rejection of the aperiodic disturbances are the main limitations of the typical repetitive controller. The discrete-time sliding-mode is suggested as another control strategy to ensure the output voltage quality in [17] [18] [19] [20] [21] . The interesting feature of the discrete-time sliding-mode control is its robustness, fast transient response and simple digital implementation. Moreover, it is able to provide a direct control without any modulation schemes. Despite the aforementioned advantages, this technique suffers from some drawbacks, including the so-called chattering phenomenon resulted from the actuator limitations or time discretization, which can deteriorate the control accuracy and performance of the system. [20] , [21] .
The proportional-resonant (PR) control method is popular for the single-phase inverters thanks to the ability to eliminate the tracking error while regulating the AC signals [22] , [23] . When tracking a sinusoidal reference, this control strategy does not require decoupling structures and it is able to ensure the system with zero steady-state error at a frequency even with the variations of the circuit parameters [24] , [25] . However, the poor dynamic performance and the requirement of the very high switching frequency limit the application of this technique [26] , [27] . To overcome these drawbacks, the synchronous reference frame proportional-integral (SRF-PI) controller, which is a well-developed technique in three-phase PWM converters, is taken into consideration for the single-phase inverters. In [28] , [29] , incorporating the SRF-PI controller into the single-phase PWM inverters is proposed, which provides the zero steady-state error through the conventional PI controller in synchronous reference frame. For this controller, two orthogonal signals are generated by the orthogonal signal generation (OSG) techniques with respect to the fundamental frequency of the single-phase signal and then transformed into the synchronous reference frame. A conventional PI regulator, which is followed by the coordinate transformation, regulates the synchronous reference frame signals to ensure a zero steady-state error and then, the signals are transformed back to the stationary frame by an inverse Park's transformation [30] , [31] .
Employing a single-loop instantaneous voltage feedback control is probably the simplest way to regulate the inverter output voltage with zero steady-state error. However, in the industrial applications, a typical LC filter, which is usually incorporated into the PWM converter to suppress the harmonic contents of the output voltage from the inverter, may introduce a resonance peak and reduce the stability margin of the PWM inverters. To solve this problem, in renewable energy system applications, dual-loop control strategies are introduced into the inverters [32] . For these strategies, the inner loops, which are usually the current loops, use the current of the filter inductor or capacitor current as the feedback signal to damp the resonance peak of LC filter, and outer loops, which are normally the voltage loops, use the filter capacitor voltage as the reference signal to regulate the output voltage [33] .
In [34] , a dual-loop control strategy based on the hybrid reference frame is proposed, which adopts a capacitor voltage shaping loop with the SRF-PI controller and a capacitor current shaping loop in the stationary reference frame (here named HRF-based v+i c control strategy). This control strategy is able to achieve the steady-state with zero steady-state error and actively damp the resonance peak of the LC filter. However, the control parameter design method of the HRF-based v+i c control strategy is not comprehensive in [34] since it neglects the impact of control delay, which is mainly brought by the computation and pulse width modulated (PWM) delays [35] . It has been reported that the control delay cannot be ignored because it reduces the system phase margin and influences the system minimum phase properties [36] , [37] . In [38] , a systematic parameter design with control delay consideration for v+i c control strategy is proposed, but the voltage loop applies the PR controller in the stationary frame instead of SRF-PI controller. In [39] , a parameter design guideline of the control strategy working on the SRF is suggested while taking into account the control delay. Nevertheless, as for SRF-based voltage control and the parameter design of the HRF-based v+i c control strategy under the impact of the control delay has not been fully addressed in the existing literatures.
This paper aims to provide a systematic parameter design guideline for the single-phase inverters using HRF-based v+i c control strategy with consideration of control delay. The main contributions of this paper are summarized as follows:
1) This paper presents the dual-loop control strategy in the hybrid reference frame for stand-alone single-phase inverters, which applies a capacitor voltage control loop in synchronous reference frame and a capacitor current shaping loop in the stationary reference frame. The mathematic model of the single -phase inverter with this strategy is established under control delay scenario.
2) A systematic method for designing SRF-PI controller and current controller is proposed for the HRF-based v+i c control strategy with consideration of the control delay. This method designs a satisfactory region, which is specified by the phase margin (PM) from 30° to 60° and the gain margin (GM) greater than 3 dB with the consideration of control delay of 150 µs.
With this predefined region, the control parameters of the SRF-PI controller and the current controller can be easily obtained, and it is more convenient and explicit to optimize the system performance according to the satisfactory region.
3) Implementation of the HRF-based v+i c control strategy with the designed control parameters on a single-phase inverter system has been presented to validate the effectiveness of the proposed parameter design methodologies.
This paper is organized as follows. In Section II, the control structure of the single-phase inverters with HRF-based v+i c control strategy and the equivalent model of the SRF-PI controller in the stationary reference frame are presented. The mathematic model of the HRF-based v+i c control strategy is established as well. In Section III, a systematic parameter design guideline for the standalone single-phase inverters using HRF-based v+i c control strategy with consideration of control delay is proposed, which is conducted by specifying the satisfactory region of the stability indexes according to the stability margin. In Section IV, the experimental results are presented to validate the effectiveness of the proposed design approach. Finally, Section V concludes this paper. Fig. 1 illustrates the control structure of the single-phase inverter using the HRF-based v+i c control strategy operated in the islanded mode. As shown in Fig. 1 , for the power circuit of the single-phase inverter, an insulated-gate bipolar transistor (IGBT) full-bridge configuration, followed by an LC filter, is set as a VSI to produce PWM sinusoidal voltage V inv . A linear load is in parallel with the capacitor. In the power circuit of the single-phase inverter, r L denotes the series resistance of the inductor, i l denotes the inductor current, i c denotes the capacitor current, i 0 denotes the load current and v c denotes the capacitor voltage of the LC filter.
II. CONTROL STRUCTURE OF THE SINGLE-PHASE INVERTERS

A. Control Structure of the Single-Phase Inverter with the HRF-based v+i c Control Strategy
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Voltage loop in the synchronous reference frame Current loop in the stationary reference frame r L Fig. 1 . The control structure of the single-phase inverter using the HRF-based v+ic control strategy [34] .
Meanwhile, the HRF-based v+i c control strategy for the full-bridge single-phase inverter is presented in Fig. 1 as well, which includes an SRF-PI voltage controller to regulate the output voltage and a capacitor current loop in the stationary reference frame to provide active damping and fast dynamic response [34] . As shown in Fig. 1 , it can be observed that the capacitor voltage and its orthogonal signal are transformed into synchronous frame by using Park transformation, which is followed by a PI controller. It should be mentioned that, the orthogonal signal is generated by an all-pass filter (APF), which causes a 90° phase delay at the fundamental frequency ω f and has unity-gain magnitude for all frequency ω with respect to the capacitor voltage [40] . This technique is easy to achieve and the structure of a first-order APF is illustrated in Fig. 2 .
The structure of a first-order APF [34] .
Since only α-axis quantities belong to the real system, the α-axis signal is fed forward to shape the voltage loop and at the same time, as the reference signal of the inner current loop when the HRF-based v+i c control strategy is conducted. It should be noted that the capacitor current (i c ) is selected as the feedback signal of the inner current loop. And the controller of the inner current loop is a proportional controller instead of a PI controller, which is popular in current feedback control [41] . By applying a proportional controller, the phase delay problem can be easily solved compared to the PI controller and it is able to accelerate the dynamic response of the system.
B. Analysis of the SRF-PI Controller
Since the voltage loop works in the synchronous reference frame, which blocks the analysis of the whole closed-loop system and the appropriate design of the control parameters, it is essential to establish an equivalent model of the SRF-PI controller in the stationary frame. In [34] , the stationary reference frame equivalent of the SRF-PI controller is derived by Monfared et al, which gives a better insight on the single-phase inverter using the HRF-based v+i c control strategy and has a significant effect on parameter design and stability analysis of the system. The block diagram of the SRF-PI controller is shown in Fig.  3 , where the G PI (s) denotes the transfer function of the PI controller, that is, G PI (s)=K p +K i /s. With two inputs and two outputs, which are both in the stationary reference frame, the equivalent of the structure shown in Fig. 3 can be written in time-domain as [34] :
where * denotes the convolution.
Taking the Laplace transform from both sides of (1) and substituting the transfer function of PI controller yield [34] : 
Hence, the H(s) is the transfer function of the SRF-PI controller in the stationary reference frame, which has a significant influence on facilitating the analysis of the whole system and designing the control parameters of the inverter. Fig. 4 illustrates the control scheme of the HRF-based v+i c control strategy in the stationary reference frame. K pwm is the transfer function of PWM inverter, which is defined as V dc /V tri , where V dc is the amplitude of the input dc voltage and V tri is the amplitude of the triangular carrier signal [42] . G D (s) denotes the transfer function of the control delay for this system, which can be expressed as d T s e − ⋅ with T d =1.5/f s and f s =10 kHz [38] .
C. Mathematic Model of the HRF-based v+i c Control Strategy
Generally, the form of the G D (s) has three approximations, and to acquire a high bandwidth for the inverter in islanded mode, the approximation shown as (4) is preferred [38] . 
Assuming that the linear load resistance is R and the i 0 in the block diagram of Fig. 4 can be expressed as:
In addition, according to [35] , the amplitude of the triangular carrier signal V tri is set as 1 pu. Hence, combining with (5) and K pwm = V dc /V tri , the closed-loop transfer function of the inner current loop can be written as: 
Hence, the block diagram of the HRF-based v+i c control strategy can be simplified as Fig. 5 . 
With the above analysis, it is evident that the design of the control parameters is of vital significance to ensure the stability and optimal performance of the standalone inverter system.
III. PROPOSED PARAMETER DESIGN GUIDELINES
Since no parameter design guideline has been proposed for the single-phase inverters with HRF-based v+i c control strategy under control delay consideration, in this section, the design method of the control parameters is presented in detail. The presented approach is conducted by specifying the available region of the stability indexes, which is obtained according to the constraint of stability margin. With the particular region, the satisfactory stability indexes can be determined and the control parameters can be calculated with the selected stability indexes. Fig. 6 illustrates the bode diagram of H(s) for different values of K i with K p =1. It can be observed that the value of K i has no influence on the magnitude and phase frequency properties of the H(s) at the high frequency range. Since the stability margins, corresponding to the phase margin (PM) and the gain margin (GM), are both defined at the high frequencies, the K i can be selected as zero to simplify the H(s), which yields:
Hence, the open loop transfer function of the HRF-based v+i c control strategy can be simplified as: When designing a stable system, the phase should be above -180° when the magnitude curve across 0 dB at the crossover frequency f c on the bode diagram to ensure PM>0, and the magnitude should be below 0 dB when the phase curve across -180° at the frequency f g on the bode diagram to ensure GM>0 [35] . The expressions of the PM and GM can be written as [35] 
Substituting s=jω into (9) yields:
where the parameters A 1 , A 2 and A 3 are denoted as:
Hence, the phase angle and the magnitude of the open-loop transfer function can be expressed as:
Since the phase curve cross -180° at f g , it can be obtained that ( )
Therefore, according to (18) and combining with (13), (14) and (15), the parameter K can be calculated as:
where the variable B 1 is denoted as: (19) , it can be inferred that the K is proportional to f g , which means that once the appropriate f g is selected, the control parameter K can be easily determined. Using the parameters listed in TABLE I, substituting (16) and (19) into (10), the relationship among the PM, f c and f g can be obtained, which is illustrated in Fig. 7 . In industrial application, the PM is preferred to be 30°~60° to achieve a good tradeoff between the system dynamic response and the requirement of a strong robustness. According to this, when considering the control delay, which is 150 µs in this paper, the available region constrained by PM=30° and PM=60° can be specified as the shadowed area shown in Fig. 7 .
Similarly, at the crossover frequency f c , the magnitude of the system can be written as Substituting (21) into (17) , it can be obtained that: 
where the parameters D 1 and D 2 are denoted as: (22) , it can be concluded that the K p is related to K and f c . Hence, once the appropriate K and f c are selected, the control parameter K p can be determined.
Substituting (17), (19) and (22) into (11), the relationship among the GM, f c and f g can be obtained, which is illustrated in Fig. 8 to give a straightforward view. To ensure the stability of the system, the satisfactory region about GM is constrained by GM=3 dB.
In Fig. 8 , the satisfactory region constrained by GM≥3 dB with control delay consideration is shown by the shadowed area, which is convenient to select the optimal f c and f g . Moreover, the K and K p of the system should be positive. And the relationship of the K p , f c and f g is illustrated in Fig. 9 . From Fig. 9 , it can be observed that when f g is equal to 1910 Hz, different K p can be obtained from 3.32 to 7.14 with the variations of f c . When f g >1910 Hz, the values of K p are between 0 and 2 and when f g <1910 Hz, the values of K p are negative. For the control parameter K, since it is proportional to f g , when f g is greater than 1907, the value of K is greater than 0.
According to the above analysis, the satisfactory region of f g and f c can be determined, which is plotted in the shadow in Fig.  10 . In Fig. 10 , point A is selected in the satisfactory region with f c = 1110 Hz and f g =1916 Hz. Substituting the selected f c and f g into (19) and (22) , respectively, yields: K=0.89, K p =1.71 (25) Moreover, as shown in Fig. 10, point The corresponding system performance indexes of Point B, C, D, E and F are shown in Table II . From the indexes of point B, C and D, it can be obtained that the max range of f c is from 1070 Hz to 1310 Hz and with the increase of f g , the range of f c decreases. Point E satisfies the specifications of the stable margin with PM=41.88° and GM=3.94 dB, but the values of K and K p are negative. Point F results positive K and K p , but the PM and GM are smaller than 30° and 3 dB, respectively, which are consistent with the theoretical analysis. For the control parameter K i , as mentioned earlier, it mainly affects the magnitude at the fundamental frequency instead of the stability of the system. Hence, K i is selected as 10 to ensure the zero steady-state error at the fundamental frequency. Fig. 11 illustrates the bode diagram of the open loop transfer function of the system with K=0.89, K p =1.71 and different K i . It can be observed that all the cases are able to guarantee the stability of the system with zero steady-state error and K i =10 has the optimal filtering performance around the fundamental frequency. Moreover, when K i =10, the crossover frequency f c of the system is 1110 Hz, f g is 1916 Hz, PM is 57.50° and GM is 4.04 dB, which all satisfy the aforementioned specifications.
According to the above analysis, the step-by-step parameter design method can be summarized as:
Step 1: Specify the phase margin and the gain margin of the system, determine the satisfactory region of f c and f g according to (10) , (11) and define K>0 and K p >0;
Step 2: Choose the optimal values of f c and f g from the satisfactory region;
Step 3: Calculate the control parameter K and K p with the selected f c and f g according to (19) and (22);
Step 4: Choose a proper K i and validate the selected K i . Fig. 12 illustrates the variation tendencies of the PM and GM of the systems using the HRF-based v+i c control strategy and single-loop voltage control strategy, respectively, with respect to the system delay T d variation. It can be observed that the PM and GM of both systems decrease when T d increases. However, when T d increases to 180 µs, the PM and GM of the system using single-loop voltage control strategy are smaller than 30° and 3 dB, respectively, while the system using HRF-based v+i c control strategy remains a good stability margin with a PM of about 44° and a GM of about 4 dB.
IV. EXPERIMENTAL EVALUATION
To evaluate the effectiveness of the HRF-based v+i c control strategy with the designed control parameters, a downscaled single-phase inverter system is set up, which consists of a power dc source of 50V, a full-bridge MOSFET power module, an LC filter, gate drivers and sensors. The control algorithm is implemented in TMS320F28335 controller and the reference signal of d-axis in synchronous reference frame is set to 40V. In the first case, the steady-state performance and transient performance of the inverter with K=0.89, K p =1.71 and K i =10 are investigated, which are shown in Fig. 13 and Fig. 14, respectively. In these figures, the channel 1 shows the DC link voltage V dc , channel 2 shows the capacitor voltage v c and channel 3 shows the load current i 0 .
In Fig. 13 , it can be observed that the system achieves an excellent steady-state performance and the reference voltage can be tracked accurately by the output voltage of the system. The harmonic spectrum is shown as well. From the fast Fourier transformation (FFT) analysis, it can be obtained that the total harmonic distortion (THD) under this situation is 3.68%, which shows a satisfied performance under this scenario. Fig. 14 illustrates the transient performance of the inverter with K=0.89, K p =1.71 and K i =10. Fig. 14 (a) shows the transient waveforms in response to turning on the inverter. As shown in Fig. 14 (a) , the system tracks the reference voltage in 4 ms with slight overshoot of about 2V during the transient process, which shows a fast dynamic response and a strong robustness. Fig. 14 (b) Step point Then, the steady-state performance and transient response of the inverter with K=19, K p =0.12, K i =10, which corresponding to the point F in Section III, are investigated in Fig. 15 (a) and (b), respectively. From Fig. 15 , it can be observed that the THD of the system under the steady state is 4.42% and the transient response time is about 7 ms, which mean that compared to the case when K=0.89, K p =1.71 and K i =10, the parameters corresponding to point F can also achieve the steady-state but with a relatively poor performance on the stability and the transient response. Fig. 16 illustrates the experimental waveforms of the steady-state performance of the inverter when K p increases. In Fig. 16 , K p is increased to 2 and it can be observed that slight oscillations appear in the capacitor voltage and the load current with the voltage THD of about 4.00% under this scenario. The effectiveness of the selected K is evaluated as follows. The experimental waveforms of the steady-state performance of the inverter when K decreases and increases are shown in Fig.   17 and Fig. 18 , respectively. As shown in Fig. 17 , when K decreases, the capacitor voltage can not track the reference voltage accurately and the corresponding THD is 4.15%. When K increases, which is shown in Fig. 18 , the waveforms of v c and i 0 is distorted with the voltage THD of 4.74%, which means that the inverter is slightly oscillating. Finally, the steady-state performance of the inverters with K=0.89, K p =1.71 and K i =10 under RL load and nonlinear load is studied. Fig. 19 shows that the single-phase inverter is able to achieve the steady state under RL load conditions and the THD of the system under this situation is 4.09%. Fig. 20 shows the system performance under the nonlinear load conditions. It can be observed that the system achieves the steady state with the THD of 5.15%, which shows a good performance with the designed parameters.
V. CONCLUSION
This paper investigates the HRF-based v+i c control strategy for stand-alone single-phase inverters which applies a capacitor voltage loop with the PI controller in the SRF and a capacitor current loop with the proportional controller in the stationary reference frame. Taking account of control delay, the control structure of the HRF-based v+i c control strategy is analyzed in detail, and the parameter design guideline for the SRF-PI controller for the voltage loop and the proportional controller for the current loop is presented. Moreover, the mathematic model of the HRF-based v+i c control strategy is established taking into account the control delay.
To achieve optimal performance of the system, a detailed parameter design guideline is proposed for the HRF-based v+i c control strategy for the SRF-PI controller and the proportional controller under condition of the control delay. By specifying the phase margin and the gain margin of the system, the satisfactory region of the stability indexes can be obtained. And the control parameters can be calculated with the stability indexes selected from the region. With the designed parameters, the system has a fast transient response and a strong robustness against the time delay. The experimental results are presented to validate the effectiveness of the parameter design method, which can be widely applied for the single-phase inverters of DGs in the islanded mode.
